Closed-form formulas for optimum buffer insertion where the junction capacitance is taken into account are proposed. In order to use the derived formulas, an appropriate choice of the effective linear resistance of the driving transistor is also clarified. Using the proposed formulas, the optimum interconnect delay and power comparison between bulk and SOI CMOS technology are discussed. The calculation results show that both the optimum delay and power with SOI can be reduced by 15% compared with the bulk MOSFET whose junction capacitance is assumed to be equal to the gate capacitance.
Introduction
Interconnect delay optimization by buffer insertion is an indispensable technique for deep submicron VLSI's. RC models for MOSFET's have been used to optimize the buffered interconnect. As for the resistor, the transistor has been approximated as a linear resistor without detailed consideration on the non-linear feature of MOS I-V curves. As for the capacitance, the junction capacitance, C J , has often been neglected [1] or even if C J is taken into account, the delay formula including C J is not sufficiently accurate. Moreover, the existing theories for buffered interconnect optimization are lacking in the trade-off between the delay and the power consumption although the power is one of the most important index in future giga-scale integration.
In order to overcome the shortcomings of the conventional approach, in this paper, approximation of MOSFET as a linear resistor is investigated and the delay formula including C J is proposed. The paper also gives attention to the power consumption inthe optimization process and derives closed-form formulas for optimum buffer insertion. The results have been applied to bulk and SOI technologies and implications of buffered interconnect on technologies are discussed. Figure 1 shows a basic configuration of buffered interconnect. The inductive effect is neglected in this paper since the effect on optimum buffer inserted lines will diminish and become negligible for global interconnects in the future [2] . In order to minimize the delay, uniform buffers are inserted [3] . The delay formula without buffers can be approximated as (1) . Suffix 0 signifies quantity per unit size or length.
Analytical Model for Buffer Optimization
This expression is newly derived and the relative error of the delay of (1) and the SPICE simulation results is shown in Table I . The relative error is within 3% when C J =0 and within 8% when C J is equal to or less than C T , which is the input capacitance of a transistor.
When the buffers are inserted like in Fig. 1(b) , the optimum size of the buffers and the optimum number of the buffers can be derived analytically as Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. 
where p 1 =0.377 and p 2 =0.693 
h OPT is the optimum size of the buffers and k OPT is the optimum number of the buffers. L INT is the interconnect length.
Substituting h OPT (2) and k OPT (3) into (1), the optimum delay (t dOPT ) can be expressed as
. (4) τ INT0 is the time constant of interconnect (=R INT0 C INT0 ) and τ MOS0 is the time constant of a buffer (=R 0 (C 0 +C J0 )) which corresponds to the inverter delay with fanout of 1. The optimum delay is proportional to a geometric mean of the In order to use the derived formulas, the effective linear resistance of the unit-sized transistor (R 0 ) has to be determined from device characteristics. Here, an appropriate choice of the effective constant resistance is to be discussed. The waveform of the input voltage (V IN ), driver output voltage (V X ) and interconnect output voltage (V OUT ) are shown in Fig. 2 . The waveforms can be considered as the ramp waveforms and α-power model [4] is used as the drain current model.
In order to derive R 0 , one section of buffered interconnect is approximated by one-step π RC circuit connected to R 0 [5] , depicted in Fig.3 . R I and C I are the interconnect resistance and interconnect capacitance of one section, respectively. C X is the sum of C J and C I /2 and C OUT is the sum of C G and C I /2. The expression for R 0 is calculated first assuming the following points and then evaluated using rigorous simulations. τ X and τ OUT are described as
V X is expressed as the function of τ X .
V X is V DD at T/2 and falls to V DD /2 at 3T/4 as is shown in Fig.2 . Then, T can be derived from Eq.7.
where C=(C X +C OUT ).
The total charge which is discharged during T/2∼3T/4 is written as 
From the viewpoint of the drain current which is expressed as
the total charge supplied from the input buffer between T/2 and 3T/2 (∆Q) can be calculated. R 5 , which is the transistor resistance when V DS =V GS =V DD (see Fig.  4 ), is written as
Substituting ( This expression acts as a bridge between the effective transistor resistance and device characteristics. In Fig. 5 , the SPICE simulation results are compared with (15). Different technology models and various interconnect width and height are used for this simulation and the validity of (15) is confirmed. Figure 6 shows the optimum delay comparison between the proposed method where the effective linear resistance (R 0 ) is used and the conventional method in [5] where the linear resistance is chosen as the R 3 (=1/(maximum drain conductance) as is shown in Fig. 4) . The discrepancy between the delay simulated by SPICE with real buffers and a distributed RC line and the calculated delay with the effective linear resistance (R 0 ) is within 3%. On the other hand, the discrepancy between SPICE simulated delay and the delay calculated with the conventional R 3 is more than 30%. On the other hand, the discrepancy in power between these methods is within 6% (see Fig.7 ). The optimum buffer size (h OPT ) is proportional to 0 R and the optimum number of buffers (k OPT ) is proportional to 0 / 1 R . This is why the total power with buffers, which is proportional to h OPT ·k OPT , is unchanged even if the effective linear resistance is changed.
Then, in order to confirm the validity of the proposed formulas for h OPT , k OPT and t dOPT , theoretical calculations and SPICE results are compared. The model parameter set for SPICE simulation and for proposed formulas are extracted from measured data with 0.25µm PD-SOI technology whose test chip is shown in Fig. 8 . The SPICE model agrees well with the measured results as in Fig.  9 . Figure 10 shows the h OPT , k OPT and t dOPT comparison between rigorous optimization results with SPICE and the Figure 11 shows the power dependence on the C J0 /C 0 . When the junction capacitance is negligible, both the optimum delay and the power with buffers are suppressed by 15% compared with the MOSFET with C J0 =C 0 . It is shown from (2), (3) and (4) that the 15% reduction on power and delay is independent from the technology node.
Interconnect Delay and Power Comparison Between Bulk and SOI Technology
Extending the analysis, the optimum interconnect delay comparison among bulk, PD-SOI, FD-SOI and double-gate structure [6] is discussed using the simple model. The characteristics of these models are listed in Table II . We set the leakage current of these structures equal to make the comparison fair. Then, V TH of FD-SOI and double-gate can be lowered since the S-factor is smaller than other structures. C J0 /C 0 and V TH /V DD are the measured data of five different technologies. C J0 /C 0 of conventional bulk process are 0.7∼1.3. This value does not change drastically over generations.
The calculated results are shown in Fig. 12 . PD-SOI with body contact is 12% faster than bulk CMOS technology due to the small junction capacitance. It is often discussed that SOI technology does not give speed and power improvement over bulk CMOS technology in deep submicron designs, since speed and power are determined by interconnects and SOI technology does not change interconnect layers. It is not necessarily true because deep submicron interconnect systems need relatively large buffers and due to the improvement through buffers, SOI technology still enjoys advantage over bulk CMOS. The delay can be further decreased by using PD-SOI with a floating body or FD-SOI since the drain current is enhanced by the kink effect and the lower threshold voltage. If lower C J is achievable with bulk CMOS technology, the bulk technology approaches SOI results.
In the optimally buffered interconnect, the power dissipation increases due to the buffers. Here, the trade-off between power and delay is discussed. Let us introduce the parameter, p, which is the ratio of the total power (buffers and interconnect), P TOTAL , to the power consumed by pure interconnect, P INT .
( )
If p is fixed, the optimum buffer size, h, the number of the sections, k, and the delay, t d , can be expressed as follows. 
The delay dependence on the total power is calculated using the proposed formulas. The result is shown in Fig. 13 . It can be seen from the figure that the power can be reduced by 20% if delay is allowed to increase by 5%.
Conclusion
Closed-form formulas for optimum buffer insertion with the junction capacitance effect taken into account are proposed and an approximation of MOSFET as a linear resistor is investigated. 
Figure 13 Delay dependence on total power
Using these formulas, the optimum interconnect delay comparison among bulk, PD-SOI, FD-SOI and double-gate structure is discussed. If the junction capacitance can be negligible, the optimum interconnect delay is 15% smaller than the delay when C J0 =C 0 . MOSFET with small junction capacitance, like SOI, can suppress the interconnect delay by 15% compared with MOSFET with C J0 =C 0 , like conventional bulk MOSFET.
